View MSM512805C_236632.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

E2G0021-17-41
Semiconductor MSM512805C
Semiconductor
This version: Jan. 1998 MSM512805C Previous version: May 1997
262,144-Word 8-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO
DESCRIPTION
The MSM512805C is a 262,144-word 8-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM512805C achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/single-layer metal CMOS process. The MSM512805C is available in a 26/24-pin plastic SOJ or 26/24-pin plastic TSOP.
FEATURES
* 262,144-word 8-bit configuration * Single 5 V power supply, 5% tolerance * Input : TTL compatible, low input capacitance * Output : TTL compatible, 3-state * Refresh : 512 cycles/8 ms * Fast page mode with EDO, read modify write capability * CAS before RAS refresh, hidden refresh, RAS-only refresh capability * Package options: 26/24-pin 300 mil plastic SOJ (SOJ26/24-P-300-1.27) (Product : MSM512805C-xxJS) 26/24-pin 300 mil plastic TSOP (TSOPII26/24-P-300-1.27-K) (Product : MSM512805C-xxTS-K) xx indicates speed rank.
PRODUCT FAMILY
Family MSM512805C-40 MSM512805C-45 MSM512805C-50 Access Time (Max.) tRAC tAA tCAC tOEA 40 ns 20 ns 10 ns 10 ns 45 ns 24 ns 14 ns 14 ns 50 ns 26 ns 14 ns 14 ns Cycle Time Power Dissipation (Min.) Operating (Max.) Standby (Max.) 80 ns 90 ns 100 ns 735 mW 682.5 mW 630 mW 5.25 mW
1/16
Semiconductor
PIN CONFIGURATION (TOP VIEW)
VSS 1
26 VSS VSS 1 26 VSS DQ1 2 DQ3 4 DQ4 5 WE 6 25 DQ8 DQ1 2 DQ2 3 DQ3 4 DQ4 5 25 DQ8 DQ2 3 24 DQ7 23 DQ6 22 DQ5 24 DQ7 23 DQ6 22 DQ5 21 CAS 19 OE 21 CAS 19 OE 18 A8 17 A7 16 A6 15 A5 14 A4 WE 6 RAS 8 A0 9 RAS 8 A0 9 18 A8 17 A7 16 A6 15 A5 14 A4 A1 10 A2 11 A3 12 VCC 13 A1 10 A2 11 A3 12 VCC 13 26/24-Pin Plastic SOJ 26/24-Pin Plastic TSOP (K Type)
Pin Name A0 - A8 RAS CAS DQ1 - DQ8 OE WE VCC VSS Function Address Input Row Address Strobe Column Address Strobe Data Input/Data Output Output Enable Write Enable Power Supply (5 V) Ground (0 V)
MSM512805C
Note:
The same GND voltage level must be provided to every VSS pin.
2/16
Semiconductor
MSM512805C
BLOCK DIAGRAM
RAS CAS Timing Generator Timing Generator
9
Column Address Buffers
9
Column Decoders
Write Clock Generator
WE OE
8
A0 - A8
Internal Address Counter
Output Buffers
8 8
Refresh Control Clock
Sense Amplifiers
8
I/O Selector
8 8
DQ1 - DQ8
Input Buffers
8
9
Row Address Buffers
9
Row Decoders
Word Drivers
Memory Cells
VCC On Chip VBB Generator VSS
3/16
Semiconductor
MSM512805C
ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings
Parameter Voltage on Any Pin Relative to VSS Short Circuit Output Current Power Dissipation Operating Temperature Storage Temperature Symbol VT IOS PD* Topr Tstg Rating -1.0 to 7.0 50 1 0 to 70 -55 to 150 Unit V mA W C C
*: Ta = 25C Recommended Operating Conditions
Parameter Power Supply Voltage Input High Voltage Input Low Voltage Symbol VCC VSS VIH VIL Min. 4.75 0 2.4 -1.0 Typ. 5.0 0 -- -- Max. 5.25 0 6.5 0.8 (Ta = 0C to 70C) Unit V V V V
Capacitance
Parameter Input Capacitance (A0 - A8) Input Capacitance (RAS, CAS, WE, OE) Output Capacitance (DQ1 - DQ8) Symbol CIN1 CIN2 CI/O Typ. -- -- --
(VCC = 5 V 5%, Ta = 25C, f = 1 MHz) Max. 6 7 7 Unit pF pF pF
4/16
Semiconductor DC Characteristics
MSM512805C
(VCC = 5 V 5%, Ta = 0C to 70C) Condition MSM512805 MSM512805 MSM512805 C-45 C-40 C-50 Unit Note Min. Max. VCC 0.4 10 Min. 2.4 0 -10 Max. VCC 0.4 10 Min. 2.4 0 -10 Max. VCC 0.4 10 V V mA 2.4 0 -10
Parameter Output High Voltage Output Low Voltage Input Leakage Current
Symbol
VOH IOH = -5.0 mA VOL IOL = 4.2 mA 0 V VI 6.5 V; ILI All other pins not under test = 0 V DQ disable 0 V VO 5.25 V RAS, CAS cycling, tRC = Min. RAS, CAS = VIH ICC2 RAS, CAS VCC -0.2 V RAS cycling, ICC3 CAS = VIH, tRC = Min. RAS = VIH, ICC5 CAS = VIL, DQ = enable ICC6 RAS cycling, CAS before RAS RAS = VIL, ICC7 CAS cycling, tHPC = Min.
Output Leakage Current Average Power Supply Current (Operating) Power Supply Current (Standby) Average Power Supply Current (RAS-only Refresh) Power Supply Current (Standby) Average Power Supply Current (CAS before RAS Refresh) Average Power Supply Current (Fast Page Mode)
ILO
-10
10
-10
10
-10
10
mA
ICC1
-- -- --
140 2 1
-- -- --
130 2 1
-- -- --
120 2 1
mA 1, 2
mA
1
--
140
--
130
--
120
mA 1, 2
--
5
--
5
--
5
mA
1
--
140
--
130
--
120
mA 1, 2
--
110
--
100
--
90
mA 1, 3
Notes : 1. ICC Max. is specified as ICC for output open condition. 2. The address can be changed once or less while RAS = VIL. 3. The address can be changed once or less while CAS = VIH.
5/16
Semiconductor AC Characteristics (1/2)
MSM512805C
(VCC = 5 V 5%, Ta = 0C to 70C, Input Pulse Levels 0 V to 3 V) Note 1, 2, 3 Parameter Random Read or Write Cycle Time Read Modify Write Cycle Time Fast Page Mode Cycle Time Fast Page Mode Read Modify Write Cycle Time Access Time from RAS Access Time from CAS Access Time from Column Address Access Time from CAS Precharge Access Time from OE Output Low Impedance Time from CAS Data Output Hold After CAS Low
Symbol
MSM512805 C-40 Min. Max. -- -- -- -- 40 10 20 25 10 -- -- 12 12 12 12 50 8 -- 10,000
100,000
MSM512805 C-45 Min. 90 140 20 75 -- -- -- -- -- 0 5 0 0 0 0 2 -- 35 45 45 14 10 10 10 45 5 28 5 17 12 45 0 7 0 12 35 24 Max. -- -- -- -- 45 14 24 28 14 -- -- 12 12 12 12 50 8 -- 10,000
100,000
MSM512805 C-50 Unit Note Min. 100 150 20 77 -- -- -- -- -- 0 5 0 0 0 0 2 -- 40 50 50 14 10 10 10 50 5 30 5 18 13 50 0 8 0 13 40 26 Max. -- -- -- -- 50 14 26 30 14 -- -- 12 12 13 13 50 8 -- 10,000
100,000
tRC tRWC tHPC tHPRWC tRAC tCAC tAA tCPA tOEA tCLZ tDOH
80 130 20 70 -- -- -- -- -- 0 5 0 0 0 0 2 -- 30 40 40 10 10 10 10 40 5 25 5 15 10 40 0 5 0 10 30 20
ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ms ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 5 6 4, 5, 6 4, 5 4, 6 4 4 4 7, 8 7, 8 7 7 3
CAS to Data Output Buffer Turn-off Delay Time tCEZ RAS to Data Output Buffer Turn-off Delay Time tREZ OE to Data Output Buffer Turn-off Delay Time Transition Time Refresh Period RAS Precharge Time RAS Pulse Width RAS Hold Time RAS Hold Time referenced to OE CAS Pulse Width CAS Hold Time CAS to RAS Precharge Time RAS Hold Time from CAS Precharge OE Hold Time from CAS (DQ Disable) RAS to CAS Delay Time RAS to Column Address Delay Time RAS to Second CAS Delay Time Row Address Set-up Time Row Address Hold Time Column Address Set-up Time Column Address Hold Time Column Address Hold Time from RAS Column Address to RAS Lead Time tOEZ tT tREF tRP tRAS tRSH tROH tCAS tCSH tCRP tRHCP tCHO tRCD tRAD tRSCD tASR tRAH tASC tCAH tAR tRAL WE to Data Output Buffer Turn-off Delay Time tWEZ
RAS Pulse Width (Fast Page Mode with EDO) tRASP
-- -- -- 10,000 -- -- -- -- 30 20 -- -- -- -- -- -- --
-- -- -- 10,000 -- -- -- -- 31 21 -- -- -- -- -- -- --
-- -- -- 10,000 -- -- -- -- 36 24 -- -- -- -- -- -- --
CAS Precharge Time (Fast Page Mode with EDO) tCP
6/16
Semiconductor AC Characteristics (2/2)
MSM512805C
(VCC = 5 V 5%, Ta = 0C to 70C, Input Pulse Levels 0 V to 3 V) Note 1, 2, 3 Parameter Read Command Set-up Time Read Command Hold Time Read Command Hold Time referenced to RAS Write Command Set-up Time Write Command Hold Time Write Command Hold Time from RAS Write Command Pulse Width WE Pulse Width (DQ Disable) OE Command Hold Time OE Precharge Time OE Command Hold Time Write Command to RAS Lead Time Write Command to CAS Lead Time Data-in Set-up Time Data-in Hold Time Data-in Hold Time from RAS OE to Data-in Delay Time CAS to WE Delay Time Column Address to WE Delay Time RAS to WE Delay Time CAS Precharge WE Delay Time CAS Active Delay Time from RAS Precharge RAS to CAS Set-up Time (CAS before RAS) RAS to CAS Hold Time (CAS before RAS)
Symbol
MSM512805 C-40 Min. Max. -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 0 0 0 0 10 30 10 5 10 7 7 10 10 0 10 30 10 30 40 60 45 0 10 20
MSM512805 C-45 Min. 0 0 0 0 12 35 10 5 12 7 7 14 14 0 12 35 12 36 48 70 46 0 10 25 Max. -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
MSM512805 C-50 Unit Note Min. 0 0 0 0 13 40 10 5 13 7 7 14 14 0 13 40 13 38 52 75 50 0 10 25 Max. -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 10 10 10 10 11 11 9 9 10
tRCS tRCH tRRH tWCS tWCH tWCR tWP tWPE tOEH tOEP tOCH tRWL tCWL tDS tDH tDHR tOED tCWD tAWD tRWD tCPWD tRPC tCSR tCHR
7/16
Semiconductor Notes:
MSM512805C
1. A start-up delay of 200 s is required after power-up, followed by a minimum of eight initialization cycles (RAS-only refresh or CAS before RAS refresh) before proper device operation is achieved. 2. The AC characteristics assume tT = 5 ns. 3. VIH (Min.) and VIL (Max.) are reference levels for measuring input timing signals. Transition times (tT) are measured between VIH and VIL. 4. This parameter is measured with a load circuit equivalent to 2 TTL loads and 50 pF. 5. Operation within the tRCD (Max.) limit ensures that tRAC (Max.) can be met. tRCD (Max.) is specified as a reference point only. If tRCD is greater than the specified tRCD (Max.) limit, then the access time is controlled by tCAC. 6. Operation within the tRAD (Max.) limit ensures that tRAC (Max.) can be met. tRAD (Max.) is specified as a reference point only. If tRAD is greater than the specified tRAD (Max.) limit, then the access time is controlled by tAA. 7. tCEZ (Max.), tREZ (Max.), tWEZ (Max.) and tOEZ (Max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels. 8. tCEZ and tREZ must be satisfied for open circuit condition. 9. tRCH or tRRH must be satisfied for a read cycle. 10. tWCS, tCWD, tRWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If tWCS tWCS (Min.), then the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If tCWD tCWD (Min.) , tRWD tRWD (Min.), tAWD tAWD (Min.) and tCPWD tCPWD (Min.), then the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, then the condition of the data out (at access time) is indeterminate. 11. These parameters are referenced to the CAS leading edge in an early write cycle, and to the WE leading edge in an OE control write cycle, or a read modify write cycle.
8/16
E2G0095-17-41H Semiconductor MSM512805C
,,, , ,, , ,,,,
TIMING WAVEFORM
Read Cycle
tRC tRAS tRP RAS VIH - VIL - tAR tCRP tCSH tCRP tRCD VIH - CAS VIL - VIH - VIL - VIH - VIL - VIH - VIL - VOH - tRAD tRSH tCAS tRAL tASR tRAH tASC tCAH Address Row Column tRCS tRRH tRCH WE tAA tROH tOEA tREZ OE tRAC tCAC tOEZ tCEZ DQ VOL - Open Valid Data-out tCLZ "H" or "L"
Write Cycle (Early Write)
tRC
tRAS
tRP
RAS
VIH - VIL -
tAR
tCRP
tCRP
tCSH
tRCD
tRSH
VIH - CAS VIL - VIH - VIL - VIH - VIL -
tRAD tRAH
tCAS
tASR
tASC
tCAH
tRAL
Address
Row
Column
tWCS
WE
tWCH tWP
tCWL
tWCR
tRWL
VIH - OE VIL - VIH -
tDS
tDHR
tDH
DQ
VIL -
Valid Data-in
Open
"H" or "L"
9/16
,,,
Semiconductor MSM512805C Read Modify Write Cycle
tRWC tRAS tRP RAS VIH - VIL - tAR tCSH tCRP tCRP tRCD tRSH VIH - CAS VIL - tCAS tASR tRAH tASC tCAH VIH - Address VIL - WE OE VIH - VIL - VIH - VIL - VI/OH- Row Column tRAD tRWD tCWD tAA tAWD tCWL tRWL tWP tRCS tOEA tOED tOEH tCAC tRAC tOEZ tDS tDH DQ VI/OL- tCLZ Valid Data-out Valid Data-in "H" or "L"
10/16
Semiconductor
Fast Page Mode Read Cycle (Part-1)
Address
Fast Page Mode Read Cycle (Part-2)
Address
, ,,, , ,
MSM512805C
tRASP tRP RAS VIH - VIL - tRSCD tAR tRHCP tCRP tRCD tHPC tCP tCP CAS VIH VIL - - tCAS tCAS tCAS tRAD tASR tRAH tASC tCSH tCAH tASC tCAH tASC tCAH VIH - VIL - VIH - VIL - VIH - VIL - Row Column Column Column tRCS tRRH WE tCHO tOCH tRAC tAA tOEP OE tAA tAA tOEP tOEA tCAC tCPA tDOH tCAC tOEA tOEA tOEZ tCAC tOEZ tREZ DQ VOH - VOL - tCLZ
Valid Data-out
Valid Data-out Valid* Data-out Valid* Data-out
* : Same Data,
"H" or "L"
tRASP
tRP
RAS
VIH - VIL -
tRSCD
tAR
tRHCP
tCRP
tCRP
tHPC
tRCD
tCP
tCP
CAS
VIH - VIL -
tCAS
tCAS
tCAS
tRAD
tASR
tRAH
tCSH tASC tCAH Column
tASC
tCAH
tASC
tCAH
VIH - VIL - VIH - VIL - VIH - VIL -
Row
Column
Column
tRCS
tRCS
WE
tRAC tAA
tRCH
tWPE
tAA
tAA
OE
tCPA
tOEA tCAC
tWEZ
tCAC
tCAC tDOH
tCEZ
DQ
VOH - VOL -
tCLZ
Valid Data-out
Valid Data-out
Valid Data-out
"H" or "L"
11/16
,, , , ,
Semiconductor MSM512805C Fast Page Mode Write Cycle (Early Write)
tRSCD tRASP tRP RAS VIH - VIL - tAR tCRP tRCD tHPC tHPC tCP tCP CAS VIH - VIL - tCAS tCAS tCAS tRAD tASR tRAH tCSH tASC tCAH Column tASC tCAH tASC tRSH tCAH Address VIH - VIL - VIH - VIL - VIH - VIL - VIH - VIL - Row Column Column tWCS tWCH tWCS tWCH tWCS tWCH WE OE tDHR tDS tDH tDS tDH tDS tDH DQ Valid Data-in Valid Data-in Valid Data-in "H" or "L"
Fast Page Mode Read Modify Write Cycle
tRSCD
tRASP
RAS
VIH - VIL -
tRWD
tAR
tCRP
tRCD
tCP
CAS
VIH - VIL -
tRAD
tCWD
tASR
tRAH tASC
tHPRWC
tCPWD tASC
tCAH
tCWL
tCPA tCAH
tRWL
Address
VIH - VIL -
Row
Column
Column
tRCS
tAWD
tRCS
tCWD
WE
VIH - VIL -
tRAC
tAWD
tAA
tDS tWP
tAA
tDS
tWP
OE
VIH - VIL -
tOEA
tOED
tOEH tDH
tOEA
tOED
tOEH tDH
tCAC
tOEZ
tCAC
tOEZ
DQ
VI/OH - VI/OL -
Valid Data-out
Valid Data-in
Valid Data-out
Valid Data-in
tCLZ
tCLZ
"H" or "L"
12/16
Semiconductor
,
MSM512805C RAS-Only Refresh Cycle
tRC RAS VIH - VIL - tRAS tRP tCRP tRPC CAS VIH - VIL - tASR tRAH Address VIH - VIL - Row tCEZ DQ VOH - VOL - Open Note: WE, OE = "H" or "L" "H" or "L"
CAS before RAS Refresh Cycle
tRC
tRP
tRAS
tRP
RAS
VIH - VIL -
tRPC
tRPC
tCP
tCSR
tCHR
CAS
VIH - VIL - VOH - VOL -
tCEZ
DQ
Open Note: WE, OE, Address = "H" or "L"
13/16
Semiconductor
Hidden Refresh Read Cycle
,,, ,, ,, ,
MSM512805C
tRC tRAS tRP tRC tRAS tRP RAS VIH - VIL - VIH - VIL - VIH - VIL - VIH - VIL - tAR tCRP tRCD tRSH tCHR CAS tASR tRAH tRAD tASC tCAH Address Row Column tRCS tRAL tRRH WE tAA tROH OE VIH - VIL - tOEA tRAC tCAC tCLZ tCEZ tOEZ tREZ DQ VOH - VOL - Open Valid Data-out "H" or "L"
Hidden Refresh Write Cycle
tRC tRAS
tRP
tRC tRAS
tRP
RAS
VIH - VIL - VIH - VIL -
tAR
tCRP
tRCD
tRSH
tCHR
CAS
tASR
tRAH
tRAD tASC
tCAH
tRAL
Address
VIH - VIL - VIH - VIL - VIH - VIL - VIH - VIL -
Row
Column
tWCS
tRWL tWCH
WE
tWP
tWCR
OE
tDS
tDH
DQ
Valid Data-in tDHR "H" or "L"
14/16
Semiconductor
MSM512805C
PACKAGE DIMENSIONS
(Unit : mm)
SOJ26/24-P-300-1.27
Mirror finish
Package material Lead frame material Pin treatment Solder plate thickness Package weight (g)
Epoxy resin 42 alloy Solder plating 5 mm or more 0.80 TYP.
Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
15/16
Semiconductor
MSM512805C
(Unit : mm)
TSOPII26/24-P-300-1.27-K
Mirror finish
Package material Lead frame material Pin treatment Solder plate thickness Package weight (g)
Epoxy resin 42 alloy Solder plating 5 mm or more 0.29 TYP.
Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
16/16

▲Up To Search▲

Price & Availability of MSM512805C

	To Download MSM512805C Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .